We describe an approach to estimate the average power dissipation in sequential logic circuits under user-specified input sequences or programs. This approach will aid the design of programmable controllers or processors, by enabling the estimation of the power dissipated when the controller or processor is running specific application programs.
instructions.
The model we use to relate switching activity to power dissipation is briefly described in Section 2. In Section 3 we briefly describe the approach to sequential power estimation originally described in (Tsui et al. 1995) . In Sections 4.1, 4.2 and 5, we describe how completely-specified input sequences, incompletely-specified input sequences and assembly programs, respectively, can be modeled using IMFSMs. Experimental results are presented in Section 6.
A Power Dissipation Model
Under a simplified model, the energy dissipation of a CMOS circuit is directly related to the switching activity.
In particular, the three simplifying assumptions are:
• The only capacitance in a CMOS logic-gate is at the output node of the gate.
• Either current is flowing through some path from V DD to the output capacitor, or current is flowing from the output capacitor to ground.
• Any change in a logic-gate output voltage is a change from V DD to ground or vice-versa.
All of these are reasonably accurate assumptions for well-designed CMOS gates (Glasser & Dobberpuhl 1985) , and when combined imply that the energy dissipated by a CMOS logic gate each time its output changes is roughly equal to the change in energy stored in the gate's output capacitance. If the gate is part of a synchronous digital system controlled by a global clock, it follows that the average power dissipated by the gate is given by:
A Strategy for Sequential Circuit Power Estimation
The sequential logic estimation techniques summarized here were originally presented in (Tsui et al. 1995) .
Power and switching activity estimation for sequential circuits is significantly more difficult than combinational circuits because the probability of the circuit being in any of its possible states has to be computed. As an example, consider the sequential circuit of Figure 1 . When a vector pair v 1 , v 2 is applied to the combinational logic, it is composed of a primary input part and a present state part, namely i 1 @s 1 , i 2 @s 2 . Given i 1 @s 1 , the next state s 2 is uniquely determined by the functionality of the combinational logic. This correlation between the vector pairs has to be taken into account in accurate, sequential switching activity estimation.
Modeling Correlation
To model the correlation between two vectors in a sequential circuit, combinational estimation methods (e.g., (Monteiro et al. 1997) , (Najm 1993) ) have to be augmented. This augmentation is summarized in Figure 2 .
The combinational logic power estimator receives two sets of inputs, namely I0, It for the primary inputs and P S, N S for the present state lines. Given I0 and P S, N S is determined by the functionality of the combinational logic. This is modeled by the next state logic.
The configuration of Figure 2 implies that the switching activity can be determined given the vector pair I0, It for the primary inputs and P S for the state lines. Therefore, to compute the average switching activity, we require the transition probabilities for the primary inputs and the static probabilities for the present state lines.
State and Line Probability Computation
The static probabilities for the present state lines marked P S in Figure 2 are also correlated.
Knowledge of present state probabilities as opposed to present state line (P S) probabilities is required. The state probabilities depend on the connectivity of the State Transition Graph (STG) of the circuit and can be computed using the Chapman-Kolmogorov equations for discrete-time Markov Chains (Papoulis 1984) . However, this can be very expensive.
An efficient and accurate approximation strategy is to ignore this correlation and directly determine present state line probabilities (Tsui et al. 1995) . These probabilities are directly computed by solving a nonlinear system of equations obtained from the next state logic equations.
Experiments on a wide variety of benchmarks indicate that the approximation methods are accurate to within 5%.
Primary Input Probability Assumption
In the experiments of (Tsui et al. 1995) , it was assumed that the transition probabilities of the primary inputs were given and that the primary inputs were uncorrelated. This is not a tenable assumption when the sequential circuit is embedded within a larger circuit and/or receives inputs from an instruction memory. In the next two sections we will describe how the transition probabilities of the primary inputs and correlation between primary inputs can be modeled using input-modeling finite state machines (IMFSMs).
Input Sequences
We consider the problem of estimating power dissipation of a sequential circuit when completelyspecified or incompletely-specified sequences are applied to the circuit.
Completely-Specified Input Sequences
Assume that we are given a sequential circuit M . We consider the problem of estimating the average power dissipation in M upon the application of a periodic completely-specified input sequence
C. An easy way of doing this is to perform timing simulation on the circuit for the particular vectors, and measure the activities at each gate. However, this will become very time-consuming for incompletely-specified vector sequences.
Given the input sequence C = {c 1 , c 2 , . . . , c N }, we specify the State Transition Graph (STG)
of an autonomous input-modeling finite state machine (IMFSM), call it A, as follows. A has N states, s 1 through s N . For 1 ≤ i < N we have a transition from s i to s i+1 . We also have a transition from s N to s 1 . A is a Moore machine, and the output associated with each state s i is the corresponding completely-specified vector c i . An example of a four-vector sequence with each vector completely-specified over three bits is given in Figure 3 (a), and the STG of the derived IMFSM is shown in Figure 3 (b).
A logic-level implementation of A can be obtained by arbitrarily assigning distinct codes to the states s i , 1 ≤ i ≤ N , using log 2 N bits. The encoding does not affect the power estimation step. 1
In order to estimate the average power dissipated in M upon the application of a given completely-specified input sequence C, the power estimation strategies reviewed in Section 3 are applied to the cascade A → M depicted in Figure 4 . Since the cascade A → M does not have any external inputs, no assumptions regarding their probabilities need to be made (cf. Section 3.3).
Incompletely-Specified Input Sequences
We consider the problem of estimating the average power dissipation in M upon the application of a periodic incompletely-specified input sequence I. By incompletely-specified we mean that the unspecified inputs can take on either the 0 or 1 value with known probability.
As an example, consider the incompletely-specified sequence
Completely-specified sequences that can possibly be applied to M are We are given the input sequence
We will assume that the -entries for any p j are uncorrelated. The -entries for each p j have a user-specified probability of being a 1 denoted by prob(p j = 1).
We specify the State Transition Graph (STG) of an input-modeling finite state machine (IMFSM), is a logical function dependent on the corresponding d i . An example of the incompletely-specified four-vector sequence used above is reproduced in Figure 5 (a), and the STG of the derived IMFSM is shown in Figure 5 (b). Since d 1 = 11-, we have o 1 = 1, o 2 = 1 and o 3 = p 3 for the transition from s 1 . Similarly for the other transitions.
As before, a logic-level implementation of B can be obtained by arbitrarily assigning distinct codes to the states s i , 1 ≤ i ≤ N , using log 2 N bits. The encoding does not affect the power estimation step.
In order to estimate the average power dissipated in M upon the application of a given incompletely-specified input sequence C, the strategies reviewed in Section 3 are applied to the cascade B → M . The given static or transition probabilities prob(p j = 1) of the primary inputs
. . , p M to B are used to estimate the power. Note that the probabilities for all inputs to M are automatically derived.
Complexity Analysis
In both the completely-and incompletely-specified input sequence cases, the corresponding IMFSM, respectively A and B, will have as many states as the number of input vectors in the sequence.
For long input sequences, the number of states in the cascade circuit of Figure 4 can be quite large. However, for most instances this will not present a problem for the power estimation method of (Tsui et al. 1995) , which has been reported to handle circuits with upto 1,700 registers.
In any case, and for the sake of efficiency, the IMFSM can be minimized before executing the power estimation step. Methods that compute a minimum FSM that generate a given sequence of outputs have been proposed (Oliveira & Silva 1997) .
Input Assembly Programs
In many applications, a processor receives a set of instructions as an input. An important problem is to estimate the power dissipated in the processor when it runs a given application program or a set of application programs. In this section, we describe ways of modeling an input assembly program as a IMFSM so conventional sequential estimation methods can be used.
For this purpose we will focus on a simple instruction set for a RISC processor α 0 , which is a subset of the instruction set for the DEC-Alpha T M microprocessor. Table I gives a description of the α 0 instruction set.
Given an arbitrary α 0 program, we will derive a logic-level IMFSM B which is cascaded with the processor as illustrated in Figure 4 to estimate average power consumption when the program runs on the processor. Our model for the processor is illustrated in Figure 6 . The processor is a sequential circuit consisting of a register file, arithmetic units, and control logic. It receives as input an instruction stream and reads and writes an external memory.
A key assumption that we make is that data values loaded from memory are random and uncorrelated. Therefore, the effect of a sequence of loads to, and stores from the same location in memory is not modeled. If we did not make this assumption then we would have to deal with the entire state space of the memory -a very difficult task. Note that in this paper we are also not concerned with the power dissipated in the external memory.
We will now describe how to generate a IMFSM given an arbitrary program comprised of a sequence of assembly instructions. Let the program P be a sequence of instructions P = {r 1 , r 2 , . . . , r N }. The STG of the Moore IMFSM Q has N states. For each of the different classes of instructions in Table I we show how to derive the STG of Q.
• Operate: If r i is an Operate instruction (e.g., add, cmplt) we assign r i as the output of state s i . s i makes an unconditional transition to s i+1 .
• Branch: If r i is a branch instruction, we determine the branch target instruction, call it r j .
State s i makes a transition to state s j if variable v i = 1, and a transition to state s i+1 if v i = 0. The probability of v i being a 1 will be determined by preprocessing the program P as described later in the section. The output associated with s i is r i .
• Memory: If r i is a Memory instruction, the output associated with s i is r i . On a load instruction (ld), R a is loaded with a random value from memory. The inputs to the processor from memory will have certain probabilities associated with 0 or 1 values and we elaborate on this next. Since we are treating the data memory as an external memory, a store instruction (st) is essentially a null operation.
We now elaborate on the probabilities of the data inputs from memory and the probabilities of the branch variables (v i 's). Branch prediction is a problem that has received some attention in the compiler world (Aho, Sethi & Ullman 1986) . The probabilities of the branch variable v i = 1 corresponds to the probability that a branch is taken on the execution of instruction r i , and this probability can be determined, at least approximately, by preprocessing the program P .
For example, if we have a constant iteration loop with N iterations, the probability of staying in the loop is computed as N N +1 and the probability of exiting the loop as 1 N +1 . If comparisons between data operands are used to determine branch conditions, the probability of the comparison evaluating to a 1 assuming random data operands can be calculated. For example, the probability that a ≥ b is 0.5, and the probability that a + b > c is 0.75. These probabilities can be computed using Binary Decision Diagrams (Bryant 1986 ).
Additionally, we can run the program P with several different inputs, and obtain the information regarding the relative frequency with which each conditional branch is being taken versus not being taken. This relative frequency is easily converted into the probabilities for the v i 's.
As before once the STG of the IMFSM has been derived and encoded, estimation can be carried out using the topology of Figure 4 . An example assembly program for the processor α 0 is given in figure 7(a) and the STG of its corresponding IMFSM is shown in figure 7 (b). The average power dissipation of the processor when executing the program is computed by the estimation method.
Preliminary Experiments
In this section we present preliminary experimental results obtained using the methods of Sections 4 and 5.
We will decouple ourselves from the particular combinational power estimation strategy used.
As described in Section 3, any strategy has to be able to:
1. model the correlation between applied vector pairs due to the next state logic as shown in Figure 2, 2. use present state probabilities or approximate using line probabilities, and 3. model the correlation in input sequences or programs while computing primary input probabilities.
Item 3 has been the focus of this paper.
In Table II we present power estimation results on sequential circuits, of three different types, small machines synthesized from State Transition Graph descriptions, larger controller circuits, and a small processor similar to the α 0 . For each given sequential circuit or processor, assuming uniform primary input probabilities, we compute the power dissipation using the techniques of (Tsui et al. 1995) . The power estimation values assuming a clock frequency of 20MHz, a supply voltage of 5V and a unit delay model are given in the column Uniform-Prob, together with the CPU time in seconds required for the computation on a DEC-AXP 3000/500. For the first type of circuits (for which we have a STG available) we built a transfer input sequence, i.e., an input sequence that will traverse all states in the STG. For all sequential circuits we generated a random input sequence. We used sequences that have the same length as the number of states in the original circuit. Given these input sequences we construct a IMFSM using the methods of Section 4. The corresponding power values and CPU time are given in columns Imfsm-Transfer-Seq and Imfsm-Rand-Seq respectively. Similarly, we use the techniques of Section 5 to obtain a IMFSM for 2 different input programs for the α 0 processor.
We compute the power dissipation of the cascade circuit consisting of the IMFSM driving the sequential circuit or processor (cf. Figure 4 ) using the techniques of (Tsui et al. 1995) .
In Table III we give percentage errors of the present line probabilities. For each sequential circuit and each random/transfer input sequence we compute the static probabilities of the present state lines and compare them with the static probabilities obtained by assuming uniform primary input probabilities. Under min/max columns we give the percentage error of the state line with minimum/maximum static probability error. Under avg we give the average error over all present state lines.
As can be seen from Table II, the CPU time required to compute the power for the cascaded circuit is not much more than for the original circuit. However, the power estimation error for the first set of circuits can be as high as 44%, implying that the uniform probability assumption is unrealistic. Obtaining more accurate line probabilities allows the final combinational power estimation to be more accurate. Once accurate present state line probabilities have been computed a variety of methods can be applied to estimate the power dissipated in the logic.
For the processor example, huge errors occur. The first program is a simple program which does not cause any activity in the majority of the registers and in a large fraction of the combinational logic in the processor. The difference between the average power dissipated when this program is run, and when random inputs are assumed is therefore very high. The second program is more complex, and it causes greater activity and greater power dissipation. Note that for the input programs to the processors we have assumed a random distribution for data values, an assumption critiqued in Section 7.
Conclusions, Limitations and Future Work
Average power dissipation estimation for sequential circuits is a difficult problem both from a standpoint of computational complexity, and from a standpoint of modeling the correlation due to feedback and correlation in input sequences. Previous approaches to sequential circuit power estimation are limited by the fact that the input sequences to the sequential circuit are assumed to be uncorrelated.
We showed how user-specified sequences and programs can be modeled using a finite state machine, termed an input-modeling finite state machines or IMFSM. Power estimation can be carried out using existing sequential circuit power estimation methods on a cascade circuit consisting of the IMFSM and the original sequential circuit.
Given input sequences or programs, we need to keep the IMFSM description reasonably compact, in order to manage the computational complexity of estimation. This implies that we need to make certain assumptions, the primary one being that data values are assumed to be uncorrelated. This assumption can be relaxed by using empirical data for particular applications such as voice and video, and we are currently looking at methods to derive this information automatically.
Finally, more work is required to improve the efficiency of available sequential power estimation methods.
Acknowledgements
This research was supported in part by the Advanced Research Projects Agency under contract DABT63-94-C-0053, in part by the Portuguese "Junta Nacional de Investigação Científica e Tecnológica" under project "Praxis" and in part by a NSF Young Investigator Award with matching funds from Mitsubishi Corporation. and r0, r0, 0 ld r1, r0, 0x1000 ld r2, r0, 0x1010 add r3, r0, 0 add r4, r0, 0 cmplt r4, r1 bf done add r3, r3, r2 add r4, r4, 1 br loop st r3, r0, 0x2000 br init 
